module freqdiv4(clk, clk_out);
	input clk;
	output clk_out;
	reg [1:0] counter;

	initial begin
		counter = 0;
	end

	always @(posedge clk) begin
		counter <= counter + 1;
	end

	assign clk_out = counter[1];

endmodule